站内快照 · 国内可打开。外网原文可能无法访问。
- 资讯公开站Semiconductor Engineering
Backside Clock Meshes Cut Skew and Power in 2nm Nanosheets (UCSC)
Researchers at the University of California, Santa Cruz published a technical paper titled “Design Space Exploration of Backside Clock Meshes for 2 nm GAAFET BSPDN Technology.” Abstract Excerpt: “Clock meshes are used in high-performance VLSI designs to minimize skew and tolerate